Design Security in Stratix III Devices Available: http://www.altera.com/literature/wp/wp-01010.pdf [2] Xilinx commercial brochure. Lock Your Designs with the Virtex-4 Security Solution ,
197: Advanced Encryption Standard (AES), Federal Information Processing Standards Publication, pp.441-0311, 2001. ,
Authenticated Encryption in Hardware, 2005. ,
Implementation of the AES-128 on Virtex-5 FPGAs, Progress in Cryptology?AFRICACRYPT, pp.16-26, 2008. ,
DOI : 10.1007/978-3-540-68164-9_2
A Compact Rijndael Hardware Architecture with S-box Optimization Advances in CryptologyASIACRYPT, pp.239-254, 2001. ,
High-speed VLSI Architectures for the AES Algorithm, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp.957-967, 2004. ,
Reconfigurable memory based AES co-processor, Proceedings 20th IEEE International Parallel & Distributed Processing Symposium, p.8, 2006. ,
DOI : 10.1109/IPDPS.2006.1639441
SP 800-38C. Recommendation for Block Cipher Modes of Operation: the CCM Mode for Authentication and Confidentiality, 2004. ,
An Efficient FPGA Implementation of CCM Mode Using AES, pp.208-215, 2005. ,
An FPGA-based AES-CCM crypto core for IEEE 802.11 i Architecture, International Journal of Networks Security, vol.5, issue.2, pp.224-232, 2007. ,
DSPs, BRAMs, and a Pinch of Logic, ACM Transactions on Reconfigurable Technology and Systems, vol.3, issue.1, p.3, 2010. ,
DOI : 10.1145/1661438.1661441
Very Compact FPGA Implementation of the AES Algorithm, Cryptographic Hardware and Embedded Systems-CHES, pp.319-333, 2003. ,
DOI : 10.1007/978-3-540-45238-6_26
Available: http://www.xilinx.com/support/documentation/ data$ $sheets/ds202.pdf [15] Xilinx1. Spartan-3 FPGA family:Complete data sheet ,