S. Tam, Clock Generation and Distribution of a Dual-Core Xeon Processor with 16MB L3 Cache, 2006 IEEE International Solid State Circuits Conference, Digest of Technical Papers, pp.1512-1521, 2006.
DOI : 10.1109/ISSCC.2006.1696202

C. Shan, FPGA implementation of reconfigurable ADPLL network for distributed clock generation, 2011 International Conference on Field-Programmable Technology, pp.1-4, 2011.
DOI : 10.1109/FPT.2011.6132670
URL : https://hal.archives-ouvertes.fr/hal-01053755

G. A. Pratt and J. Nguyen, Distributed synchronous clocking, IEEE Transactions on Parallel and Distributed Systems, vol.6, issue.3, pp.314-328, 1995.
DOI : 10.1109/71.372779

M. Javidan, All-digital PLL array provides reliable distributed clock for SOCs, 2011 IEEE International Symposium of Circuits and Systems (ISCAS), pp.2589-2592, 2011.
DOI : 10.1109/ISCAS.2011.5938134
URL : https://hal.archives-ouvertes.fr/hal-00655799

T. J. Yamaguchi, Extraction of peak-to-peak and RMS sinusoidal jitter using an analytic signal method, Proceedings 18th IEEE VLSI Test Symposium, pp.395-402, 2000.
DOI : 10.1109/VTEST.2000.843870

J. Wilstrup, A method of serial data jitter analysis using one-shot time interval measurements, Int. Test Conference, pp.1-4, 1998.

R. Franch, On-chip timing uncertainty measurements on IBM microprocessors, IEEE Int. Test Conference, pp.1-7, 2007.

P. Dudek, A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line, IEEE Journal of Solid-State Circuits, vol.35, issue.2, pp.240-247, 2000.
DOI : 10.1109/4.823449

A. H. Chan and G. W. Roberts, A jitter characterization system using a component-invariant Vernier delay line, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp.79-95, 2004.
DOI : 10.1109/TVLSI.2003.820531

V. Gutnik and A. Chandrakasan, On-chip picosecond time measurement, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103), pp.52-53, 2000.
DOI : 10.1109/VLSIC.2000.852849

J. U. Horstmann, Metastability behavior of CMOS ASIC flip-flops in theory and test, IEEE Journal of Solid-State Circuits, vol.24, issue.1, pp.146-157, 1989.
DOI : 10.1109/4.16314

D. K. Jeong, Design of PLL-based clock generation circuits, IEEE Journal of Solid-State Circuits, vol.22, issue.2, pp.255-261, 1987.
DOI : 10.1109/JSSC.1987.1052710