The Security and Performance of the Galois/Counter Mode (GCM) of Operation, Progress in Cryptology- INDOCRYPT 2004, pp.377-413, 2005. ,
DOI : 10.1007/978-3-540-30556-9_27
High-Speed Pipelined Hardware Architecture for Galois Counter Mode, Information Security, pp.118-129, 2007. ,
DOI : 10.1007/978-3-540-75496-1_8
High-speed hardware architectures for authenticated encryption mode GCM, 2006 IEEE International Symposium on Circuits and Systems, p.4, 2006. ,
DOI : 10.1109/ISCAS.2006.1693712
Efficient and High-Throughput Implementations of AES-GCM on FPGAs, 2007 International Conference on Field-Programmable Technology, pp.185-192, 2007. ,
DOI : 10.1109/FPT.2007.4439248
Improving Throughput of AES-GCM with Pipelined Karatsuba Multipliers on FPGAs, Reconfigurable Computing: Architectures, Tools and Applications, pp.193-203, 2009. ,
DOI : 10.1007/978-3-540-75496-1_8
Efficient key-dependent message authentication in reconfigurable hardware, 2011 International Conference on Field-Programmable Technology, pp.1-6, 2011. ,
DOI : 10.1109/FPT.2011.6132722
URL : https://hal.archives-ouvertes.fr/hal-00671191
FPGA parallel-pipelined AES-GCM core for 100G Ethernet applications, 2010 Proceedings of ESSCIRC, pp.202-205, 2010. ,
DOI : 10.1109/ESSCIRC.2010.5619894
Memory Security Management for Reconfigurable Embedded Systems International Conference on ICECE Technology High-Speed Architectures for GHASH Based on Efficient Bit-parallel Multipliers, IEEE International Conference on Wireless Communications, Networking and Information Security (WCNIS), pp.153-160, 2008. ,