Substrate noise modeling with dedicated CAD framework for smart power ICs
Hao Zou, Yasser Moursy, Ramy Iskander, Camillo Stefanucci, Pietro Buccella, Maher Kayal, Jean-Michel Sallese

To cite this version:
Hao Zou, Yasser Moursy, Ramy Iskander, Camillo Stefanucci, Pietro Buccella, et al.. Substrate noise modeling with dedicated CAD framework for smart power ICs. 2015 IEEE International Symposium on Circuits and Systems (ISCAS), May 2015, Lisbon, Portugal. pp.4, 2015, <10.1109/ISCAS.2015.7168943>. <hal-01230110>

HAL Id: hal-01230110
https://hal.sorbonne-universite.fr/hal-01230110
Submitted on 17 Nov 2015

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Substrate Noise Modeling with Dedicated CAD Framework for Smart Power ICs

Hao Zou, Yasser Moursy, and Ramy Iskander
Sorbonne Université, UPMC Univ Paris 06, Paris, France
Email: hao.zou@lip6.fr

Camillo Stefanucci, Pietro Buccella, Maher Kayal and Jean-Michel Sallese
Swiss Federal Institute of Technology (EPFL)
Lausanne, Switzerland CH-1015

Abstract—In smart power IC technology, low and high voltage circuits are integrated on the same substrate. The commutation of the high voltage circuits can induce substrate parasitic currents which can severely disturb the operation of the low voltage circuits. The parasitic currents due to minority carriers in the high voltage technology can be significantly high. However, the minority carrier propagation into the substrate is not considered in most of existing circuit simulators. In this paper, a novel computer-aided design tool for substrate parasitic extraction is proposed. A simple circuit with an injecting and a collecting N-wells over a P-substrate is studied. With the distance between the wells varying, the lateral bipolar effect is illustrated. The spectre simulation results of extracted substrate equivalent circuit are compared to a TCAD simulation results. The comparison shows an acceptable relevant error. However, the simulation time was reduced by approximately 1400 times with respect to the TCAD.

I. INTRODUCTION

Integration of low voltage circuits with high voltage devices is used in smart power IC design [1]. However, unexpected substrate parasitic noise can severely disturb the sensitive nearby low voltage devices during the switching of power stage. Such substrate-noise coupling is considered the major cause of failures inside smart power integrated circuits [2]. The minority carriers propagation is still unpredictable and can cause failure after fabrication. This may increase the number of redesigns needed, increasing the cost and time-to-market [3].

Experimental extraction methodology of substrate-noise coupling was proposed in [4]. It is based on predicting a simple equivalent circuit from layout, or during conventional circuit simulation. However, it is not convenient for a complex circuit layout and lacks in accuracy. Today, none of the existing extraction methodologies consider minority carriers diffusion in the substrate of integrated circuit. Technology Computer-Aided-Design (TCAD) [5] tools are the only tools available to interpret the impact of minority carriers. Despite physical based computer simulation are accurate, these are yet time-consuming [6].

In this paper, we extend the substrate modeling approach initially proposed in [3], [7]. We show that this approach can be easily used to model lateral parasitic bipolar effects that accounts for minority and majority carriers propagation in the semiconductor substrate. An equivalent electrical schematic for the substrate is extracted by using a dedicated parasitic extraction tool. To illustrate the effectiveness of the approach, a layout with one injecting and one collecting N-wells over a P-substrate in studied. Results of circuit simulation is compared to a three dimensional TCAD simulation. The comparison shows that circuit simulation is very fast compared to TCAD simulations with an accuracy that is still quite acceptable.

The paper is organized as follows, in Section II a description of substrate parasitic models are illustrated. In Section III the architecture of extraction tool is presented. Comparison between circuit simulation of extracted substrate and TCAD simulation is discussed in Section IV. Finally conclusions are drawn in Section V.

II. MODELING METHODOLOGY

Fig. 1 shows a typical circuit configuration of Smart Power ICs. A 50V power NDMOS is used as output transistor with a load connected to its drain. During the circuit switching this node goes below ground forward biasing the drain N-well. Electrons are then injected in the substrate and are collected by nearby devices, as the isolation well of low-voltage NMOS. The resulting parasitic lateral NPN is difficult to characterize because its electrical characteristics are dependent on the distance $W_b$ between the two devices which is layout dependent. This distance corresponds to the substrate base of the parasitic BJT. To be able to simulate this coupling mechanism in standard design-flow an equivalent substrate network should be
extracted. This network cannot include compact model BJTs because their current gain is unknown and layout dependent. As proposed by [8], the extracted substrate circuit could be composed indeed of only diodes and resistances if minority carriers propagation is taken into account. The extraction of the substrate network should be done in an automatic way processing a general three-dimensional layout. The substrate must be divided in blocks (see red dashed lines in Fig. 1) and diodes or resistances should be properly instantiated. As a consequence, the parasitic lateral bipolar can be easily simulated if analyzing the layout we are able to detect PN junctions as injection or collector points of electrons, and to propagate the carriers through their interconnection by the means of diffusion resistances. The fundamental devices to consider for substrate currents modeling are then 4-terminal diodes and resistors able to carry physical voltages $V$ and currents $I$ but also minority carriers concentration (additional voltage $V_{eq}$) and gradient (additional current $I_{eq}$).

III. CAD TOOL FOR SUBSTRATE SIMULATION

The proposed methodology for substrate modeling relies on a 3D network of interconnected substrate parasitic components to represent the equivalent electrical substrate network. The principal idea is based on constructing a three dimensional meshing network, which is modeling the substrate by cuboid elements. Rectilinear layout-based meshing strategies are implemented to ensure minimum meshing for the extracted layout.

The diagram representing the substrate noise modeling flow using automatic extraction is depicted in Fig. 2. The entire CAD framework is developed by using “OpenAccess” [9] open source API. As reported in [6], the accuracy of substrate-noise modeling is strongly dependent on the number of extracted parasitic components and its impact on the simulation time. At this first trial, we assume that minimal number of components is generated since the meshing is chosen to be minimal.

A. Pre-processing stage

Conventional extraction rules designed for substrate parasitic extraction have been introduced in [7]. In this work, a proposition of substrate extraction rules for the case studying is described as followings:

- **Layout reduction mechanism.** Declare the layers not contributing to substrate parasitic, with “bypass” operation. It will actually neglect the indicated layers from layout database during extraction process and produce a reduced version of layout as presented in Fig. 3. Only N-well layer is considered contributing to substrate parasitic in this simple case. Otherwise, p+/n+ layer are related to homo-junction contact extraction [10].
- **Definition of well-section.** Consider the layout-dependent specifications given in Tab. I. Four well-sections are defined in “depth” direction (see mesh in 3D in Fig. 3). User-define extraction rules specifying the depth of each well-section are proposed in Tab. II. e.g. the depth of top well is 1.0µm, considering the p+/n+ homo-junction contact, which is actually the half of the depth to cuboid (from center to edge).

<table>
<thead>
<tr>
<th>Layer</th>
<th>Length (for one)</th>
<th>Width (for one)</th>
<th>Depth</th>
</tr>
</thead>
<tbody>
<tr>
<td>p+ (polygon)</td>
<td>34.9µm</td>
<td>34.9µm</td>
<td>0.5µm</td>
</tr>
<tr>
<td>n+</td>
<td>20.1µm</td>
<td>20.1µm</td>
<td>0.5µm</td>
</tr>
<tr>
<td>N-well</td>
<td>20µm</td>
<td>20µm</td>
<td>6.5µm</td>
</tr>
<tr>
<td>P-substrate</td>
<td>200µm</td>
<td>200µm</td>
<td>250µm</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Well-section</th>
<th>Depth</th>
<th>Layers</th>
</tr>
</thead>
<tbody>
<tr>
<td>top</td>
<td>1.0µm</td>
<td>p+, n+, N-well</td>
</tr>
<tr>
<td>bottom1</td>
<td>5.5µm</td>
<td>N-well</td>
</tr>
<tr>
<td>bottom2</td>
<td>100.0µm</td>
<td>(P-substrate)</td>
</tr>
<tr>
<td>bottom3</td>
<td>143.5µm</td>
<td>(P-substrate)</td>
</tr>
</tbody>
</table>
B. Extraction stage

At extraction stage as illustrated in Fig. 2, consider the OpenAccess layout database and conventional user-defined extraction rules as inputs. Then automatic extraction is performed on three steps as following:

- Layout reduction mechanism is performed at this moment and produce a reduced version of layout as illustrated in Fig. 3: N-well layer and p+/n+ layers are considered to have contributions to meshing network. This reduction mechanism saves significantly the computation time during extraction phase of large-scale integrated circuit.
- Meshing strategy relies on a three dimensional meshing strategy after scanning the reduced layout. Figures 4a and 4b represent the meshing in 2D for different spacing between two N-wells (mesh rectangles in Fig. 4a for \( W_b = 20 \mu m \) and Fig. 4b for \( W_b = 60 \mu m \)).
- Component extraction mechanism is performed by going through the complete meshing in 3D and examining the neighbouring cuboids for horizontal and vertical contributions. Results of extraction are illustrated in Fig. 4. The blue resistance/diode components shown at Figures 4a, 4b represent the extraction horizontal for top layer. If we focus on the well region as Fig. 4c is presenting: four blue resistance/diode components shown at Figures 4a, 4b present (see red rectangles). Vertical contributions are seen in bottom layer-sections which create the connection to the layer above. E.g. green rectangles in Fig. 4d represent the vertical resistances between bottom2-layer and bottom1-layer.

C. Post-processing stage

A CADENCE Design Systems [11] description language (SKILL) based program is embedded in CADENCE, and designated for components instantiation and placement of the complete substrate parasitics in the schematic environment during post-processing stage. The schematic can be simulated with a circuit simulator to see the effect of substrate noise. For the purpose of further investigations, future developments will back-annotate the extracted substrate circuit to the original circuit.

IV. PARASITIC LATERAL NPN

SPICE and TCAD simulations results were compared in order to validate the substrate model and the CAD extraction tool. Two three-dimensional structures (Fig. 5) including an injecting and a collecting N-well over a P-substrate representing the parasitic NPN lateral transistor commonly encountered in Smart Power ICs were studied.

The common p-type substrate for both structures is a cube with dimensions \( L=200 \mu m \) by \( W=200 \mu m \) by \( H=250 \mu m \). Both structures include two centred n-type wells placed at different distance: n-well spacing of \( W_b = 20 \mu m \) and \( W_b = 60 \mu m \) in the first and second structure. All n-type wells are the same with dimensions \( L=20 \mu m \) by \( W=20 \mu m \) by \( H=6.5 \mu m \) and they are surrounded by a p+ doped ring \( 10 \mu m \) wide. Each n-type well is connected out by a n+ diffusion covering the entire well.

The P-substrate doping density profiles was assumed constant and equal to \( N_a=4.5 \cdot 10^{15} cm^{-3} \). The n-wells doping density profiles were assumed to be Gaussian with peak doping density of \( 2 \cdot 10^{17} cm^{-3} \) and junction depth of \( 6.5 \mu m \). In

![Fig. 5: Total current density from TCAD simulations at \( V_{N1} = -1 V \) and \( V_{N2} = 5V \) for \( W_b = 20 \mu m \) (left) and \( W_b = 60 \mu m \) (right) distance between the two wells.](image-url)
Fig. 6: comparison of simulated NPN Gummel plot with $V_{N2} = 5V$ for $W_b = 20\mu m$ (left) and $W_b = 60\mu m$ (right) distances.

The equivalent substrate netlists were extracted from both layouts to set up 3D SPICE simulations. Since the equivalent substrate model assumes abrupt p-n junction, the doping concentration parameters used in the substrate electrical model are constant and equivalent to the averaged doping parameters derived from the device simulator. The simulation results are shown in Fig. 6, which shows the NPN Gummel plot comparison between TCAD and SPICE including the common-base current gain parameter $\alpha_F$. Both simulations show how the parasitic lateral NPN currents and electrical parameter $\alpha_F$ depend on the distance $W_b$ between the two n-wells. Moreover SPICE simulations give accurate and reliable results on parasitic currents reducing simulation time considerably with respect to TCAD (See Table III).

V. CONCLUSIONS

Substrate modeling approach with dedicated extraction tool to model lateral parasitic bipolar effects has been presented. Extraction of electrical substrate network is done in seconds for two different wells spacing. Constructed meshing networks of substrate in 3D are illustrated in this paper. The lateral NPN transistor was simulated by SPICE and TCAD. In this example, the simulation time was reduced by approximately 1440 times with respect to the TCAD. The accuracy has been proved by comparison between device and SPICE simulation with an acceptable relevant error. We conclude that SPICE model has a strong advantage in the simulation time.

VI. ACKNOWLEDGEMENT

This work is sponsored by the EU FP7 AUTOMICS project.

REFERENCES


TABLE III: TCAD and SPICE simulation time comparison

<table>
<thead>
<tr>
<th>Layout</th>
<th>Number of Meshing Elements</th>
<th>Number of DC Points</th>
<th>Simulation time [s]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Wb=20um</td>
<td>TCAD 325000</td>
<td>21</td>
<td>2 hours</td>
</tr>
<tr>
<td></td>
<td>SPICE 510</td>
<td>101</td>
<td>5 sec.</td>
</tr>
<tr>
<td>Wb=60um</td>
<td>TCAD 320000</td>
<td>21</td>
<td>2 hours</td>
</tr>
<tr>
<td></td>
<td>SPICE 510</td>
<td>101</td>
<td>5 sec.</td>
</tr>
</tbody>
</table>