Stratus is an open-source language based upon Python dedicated to the generation of VLSI modules. It allows design reuse, by providing a virtual library of configurable IP blocks. It provides also optimization techniques that can be applied during datapath synthesis. In this paper, we present how Stratus provides a programming framework allowing fast prototyping of parametrized Digital Signal Processing applications, ASIC or FPGA-targeted.