S. Dahmani, L. Cudennec, and G. Gogniat, Introducing a Data Sliding Mechanism for Cooperative Caching in Manycore Architectures, 2013 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum, pp.335-344, 2013.
DOI : 10.1109/IPDPSW.2013.205

URL : https://hal.archives-ouvertes.fr/hal-00833565

S. Dahmani, L. Cudennec, S. Louise, and G. Gogniat, Using the Spring Physical Model to Extend a Cooperative Caching Protocol for Many-Core Processors, 2014 IEEE 8th International Symposium on Embedded Multicore/Manycore SoCs, 2014.
DOI : 10.1109/MCSoC.2014.49

URL : https://hal.archives-ouvertes.fr/hal-01071470

D. Lenoski, J. Laudon, K. Gharachorloo, A. Gupta, and J. Hennessy, The directory-based cache coherence protocol for the DASH multiprocessor, 1990.

C. K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser et al., Pin, ACM SIGPLAN Notices, vol.40, issue.6, pp.190-200, 2005.
DOI : 10.1145/1064978.1065034

J. Marandola, S. Louise, L. Cudennec, J. Acquaviva, and D. Bader, Enhancing Cache Coherent Architectures with access patterns for embedded manycore systems, 2012 International Symposium on System on Chip (SoC), 2012.
DOI : 10.1109/ISSoC.2012.6376369

URL : https://hal.archives-ouvertes.fr/hal-00741947

J. Sepúlveda, J. Strum, and . Wang, A tlm-based network-on-chip performance evaluation framework, Proc. 3rd Symposium on Circuits and Systems, Colombian Chapter, pp.54-60, 2007.