F. Li, C. Nicopoulos, T. Richardson, Y. Xie, V. Narayanan et al., Design and Management of 3D Chip Multiprocessors Using Network-in-Memory, ACM SIGARCH Computer Architecture News, vol.34, issue.2, pp.130-141, 2006.
DOI : 10.1145/1150019.1136497

I. O. Connor, Optical solutions for system-level interconnect, Proceedings of the 2004 international workshop on System level interconnect prediction, pp.79-88, 2004.

M. Chang, J. Cong, A. Kaplan, M. Naik, G. Reinman et al., CMP network-on-chip overlaid with multi-band RF-interconnect, 2008 IEEE 14th International Symposium on High Performance Computer Architecture, pp.191-202
DOI : 10.1109/HPCA.2008.4658639

S. Consortium, The soclib project: An integrated system-on-chip modelling and simulation platform, CNRS, Tech. Rep, 2003.

E. Pekkarinen, L. Lehtonen, E. Salminen, and T. Hamalainen, A set of traffic models for Network-on-Chip benchmarking, 2011 International Symposium on System on Chip (SoC), pp.78-81, 2011.
DOI : 10.1109/ISSOC.2011.6089221

A. Brì-ere, J. Denoulet, A. Pinna, B. Granado, F. Pêcheux et al., A dynamically reconfigurable rf noc for manycore, Proceedings of the 25th edition on Great Lakes Symposium on VLSI. ACM, pp.139-144, 2015.