HyperFPGA: A possible general purpose reconfigurable hardware for custom supercomputing - Sorbonne Université Accéder directement au contenu
Communication Dans Un Congrès Année : 2016

HyperFPGA: A possible general purpose reconfigurable hardware for custom supercomputing

Résumé

— In this work we propose and analyze a possible hardware architecture for experimentation on fine-grained reconfigurable supercomputing based on modern Field Programmable Gate Array (FPGA) technology. It is proposed a scalable cubic array of elementary computational units which are interconnected according to a tridimensional toroidal mesh network. Each computational unit is essentially formed by an FPGA plus an onboard external RAM memory. While the adjacent units in the bulk are directly interconnected through the regular FPGA IOs; the external units at opposite faces of the cubic array are interconnected by mean of high speed serial links in order to grant homogeneous data transfer bandwidth among all topologically adjacent units. Among several relevant issues we discuss the feasibility, scalability and portability.
Fichier non déposé

Dates et versions

hal-01540028 , version 1 (15-06-2017)

Identifiants

  • HAL Id : hal-01540028 , version 1

Citer

Andres Cicuttin, Maria Liz Crespo, Nizar Abdallah, Kasun S Mannatunga, Jayathu G Samarawickrama, et al.. HyperFPGA: A possible general purpose reconfigurable hardware for custom supercomputing . International Conference on Advances in Electrical, Electronic and System Engineering, Nov 2016, Putrajaya, Malaysia. pp.21-26. ⟨hal-01540028⟩
43 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More