Fast integer multipliers fit in FPGAs (EDN 1993 design idea winner), " EDN magazine, p.80, 1993. ,
Constant Coefficient Multiplication Using Look-Up Tables, The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology, vol.36, issue.1, pp.7-15, 2004. ,
DOI : 10.1023/B:VLSI.0000008066.95259.b8
A 128-tap complex FIR filter Processing 20 giga-samples/s in a single FPGA, 2010 Conference Record of the Forty Fourth Asilomar Conference on Signals, Systems and Computers, 2010. ,
DOI : 10.1109/ACSSC.2010.5757684
URL : https://hal.archives-ouvertes.fr/ensl-00542950
Arithmetic core generation using bit heaps, 2013 23rd International Conference on Field programmable Logic and Applications, 2013. ,
DOI : 10.1109/FPL.2013.6645544
URL : https://hal.archives-ouvertes.fr/ensl-00738412
On computing the worst-case peak gain of linear systems, Systems & Control Letters, vol.19, issue.4, pp.265-269, 1992. ,
DOI : 10.1016/0167-6911(92)90064-Y
Comparison of peak and RMS gains for discrete-time systems, Systems & Control Letters, vol.9, issue.1, pp.1-6, 1987. ,
DOI : 10.1016/0167-6911(87)90002-8
Reliable Evaluation of the Worst-Case Peak Gain Matrix in Multiple Precision, 2015 IEEE 22nd Symposium on Computer Arithmetic, 2015. ,
DOI : 10.1109/ARITH.2015.14
URL : https://hal.archives-ouvertes.fr/hal-01083879
Determining fixed-point formats for a digital filter implementation using the worst-case peak gain measure, 2015 49th Asilomar Conference on Signals, Systems and Computers, 2015. ,
DOI : 10.1109/ACSSC.2015.7421231
URL : https://hal.archives-ouvertes.fr/hal-01308403
Sum-of-product architectures computing just right, 2014 IEEE 25th International Conference on Application-Specific Systems, Architectures and Processors, 2014. ,
DOI : 10.1109/ASAP.2014.6868629
URL : https://hal.archives-ouvertes.fr/hal-00957609
Compressor tree synthesis on commercial high-performance FPGAs, ACM Transactions on Reconfigurable Technology and Systems, vol.4, issue.4, 2011. ,
DOI : 10.1145/2068716.2068725
An efficient arithmetic sum-ofproduct (SOP) based multiplication approach for FIR filters and DFT, International Conference on Computer Design (ICCD, pp.195-200, 2012. ,
DOI : 10.1109/iccd.2012.6378640
Designing Custom Arithmetic Data Paths with FloPoCo, IEEE Design & Test of Computers, vol.28, issue.4, pp.18-27, 2011. ,
DOI : 10.1109/MDT.2011.44
URL : https://hal.archives-ouvertes.fr/ensl-00646282
Efficient substitution of multiple constant multiplications by shifts and additions using iterative pairwise matching, Proceedings of the 31st annual conference on Design automation conference , DAC '94, pp.189-194, 1994. ,
DOI : 10.1145/196244.196343
Some Optimizations of Hardware Multiplication by Constant Matrices, IEEE Transactions on Computers, vol.54, issue.10, pp.1271-1282, 2005. ,
DOI : 10.1109/TC.2005.168
URL : https://hal.archives-ouvertes.fr/lirmm-00113092
Synthesis of multiplier-less FIR filters with minimum number of additions, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD), pp.668-671, 1995. ,
DOI : 10.1109/ICCAD.1995.480201
Multiplierless multiple constant multiplication, ACM Transactions on Algorithms, vol.3, issue.2, 2007. ,
DOI : 10.1145/1240233.1240234
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.319.4035
Exact and Approximate Algorithms for the Optimization of Area and Delay in Multiple Constant Multiplications, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.27, issue.6, pp.1013-1026, 2008. ,
DOI : 10.1109/TCAD.2008.923242
Applications of distributed arithmetic to digital signal processing: a tutorial review, IEEE ASSP Magazine, vol.6, issue.3, pp.4-19, 1989. ,
DOI : 10.1109/53.29648
Dynamically reconfigurable FIR filter architectures with fast reconfiguration, 2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC), 2013. ,
DOI : 10.1109/ReCoSoC.2013.6581517
Sum-of-products evaluation schemes with fixed-point arithmetic, and their application to IIR filter implementation, Design & Architectures for Signal & Image Processing . IEEE, 2012. ,
URL : https://hal.archives-ouvertes.fr/hal-01076043