Discrete-Time Signal Processing, 2009. ,
On the Generalized DFIIt Structure and its State???Space Realization in Digital Filter Implementation, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.51, issue.4, pp.769-778, 2004. ,
DOI : 10.1109/TCSI.2004.823652
Reliable Evaluation of the Worst-Case Peak Gain Matrix in Multiple Precision, 2015 IEEE 22nd Symposium on Computer Arithmetic, pp.96-103, 2015. ,
DOI : 10.1109/ARITH.2015.14
URL : https://hal.archives-ouvertes.fr/hal-01083879
Fast integer multipliers fit in FPGAs (EDN 1993 design idea winner), " EDN magazine, p.80, 1993. ,
Constant Coefficient Multiplication Using Look-Up Tables, The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology, vol.36, issue.1, pp.7-15, 2004. ,
DOI : 10.1023/B:VLSI.0000008066.95259.b8
A 128-tap complex FIR filter Processing 20 giga-samples/s in a single FPGA, 2010 Conference Record of the Forty Fourth Asilomar Conference on Signals, Systems and Computers, 2010. ,
DOI : 10.1109/ACSSC.2010.5757684
URL : https://hal.archives-ouvertes.fr/ensl-00542950
Arithmetic core generation using bit heaps, 2013 23rd International Conference on Field programmable Logic and Applications, 2013. ,
DOI : 10.1109/FPL.2013.6645544
URL : https://hal.archives-ouvertes.fr/ensl-00738412
Pipelined compressor tree optimization using integer linear programming, 2014 24th International Conference on Field Programmable Logic and Applications (FPL), 2014. ,
DOI : 10.1109/FPL.2014.6927468
On computing the worst-case peak gain of linear systems, Systems & Control Letters, vol.19, issue.4, pp.265-269, 1992. ,
DOI : 10.1016/0167-6911(92)90064-Y
Comparison of peak and RMS gains for discrete-time systems, Systems & Control Letters, vol.9, issue.1, pp.1-6, 1987. ,
DOI : 10.1016/0167-6911(87)90002-8
Sum-of-product architectures computing just right, 2014 IEEE 25th International Conference on Application-Specific Systems, Architectures and Processors, 2014. ,
DOI : 10.1109/ASAP.2014.6868629
URL : https://hal.archives-ouvertes.fr/hal-00957609
Compressor tree synthesis on commercial high-performance FPGAs, ACM Transactions on Reconfigurable Technology and Systems, vol.4, issue.4, 2011. ,
DOI : 10.1145/2068716.2068725
An efficient arithmetic sum-ofproduct (SOP) based multiplication approach for FIR filters and DFT, International Conference on Computer Design (ICCD, pp.195-200, 2012. ,
DOI : 10.1109/iccd.2012.6378640
Designing Custom Arithmetic Data Paths with FloPoCo, IEEE Design & Test of Computers, vol.28, issue.4, pp.18-27, 2011. ,
DOI : 10.1109/MDT.2011.44
URL : https://hal.archives-ouvertes.fr/ensl-00646282
Software-Defined Radio FPGA Cores: Building towards a Domain-Specific Language, International Journal of Reconfigurable Computing, vol.2004, issue.122, p.3925961, 2017. ,
DOI : 10.1155/2009/205149
URL : https://doi.org/10.1155/2017/3925961
FPGA implementation of an IIR temporal filtering technique for real-time stimulus artifact rejection, 2011 IEEE Biomedical Circuits and Systems Conference (BioCAS), pp.49-52, 2011. ,
DOI : 10.1109/BioCAS.2011.6107724
Pipelined reconfigurable multiplication with constants on FPGAs, 2014 24th International Conference on Field Programmable Logic and Applications (FPL), pp.1-6, 2014. ,
DOI : 10.1109/FPL.2014.6927466
Noise reduction in Digital IIR Filters by finding optimum arrangement of second-order sections, 2008 Canadian Conference on Electrical and Computer Engineering, pp.689-692, 2008. ,
DOI : 10.1109/CCECE.2008.4564623
Fixed-point implementation of Lattice Wave Digital Filter: Comparison and error analysis, 2015 23rd European Signal Processing Conference (EUSIPCO), 2015. ,
DOI : 10.1109/EUSIPCO.2015.7362557
URL : https://hal.archives-ouvertes.fr/hal-01175663
Toward tools and methodology for the fixed-point implementation OF linear filters, 2011 Digital Signal Processing and Signal Processing Education Meeting (DSP/SPE), pp.488-493, 2011. ,
DOI : 10.1109/DSP-SPE.2011.5739263