A. V. Oppenheim and R. W. Schafer, Discrete-Time Signal Processing, 2009.

A. Volkova, T. Hilaire, and C. Lauter, Reliable evaluation of the worst-case peak gain matrix in multiple precision, 22nd IEEE Symposium on Computer Arithmetic, 2015.
URL : https://hal.archives-ouvertes.fr/hal-01083879

, Determining fixed-point formats for a digital filter implementation using the worst-case peak gain measure, p.49

, Asilomar Conference on Signals, Systems and Computers, 2015.

K. Chapman, Fast integer multipliers fit in FPGAs, EDN magazine, issue.10, p.80, 1993.

M. Wirthlin, Constant coefficient multiplication using look-up tables, Journal of VLSI Signal Processing, vol.36, issue.1, 2004.

F. De-dinechin, H. Takeugming, and J. Tanguy, A 128-tap complex FIR filter processing 20 giga-samples/s in a single FPGA, 44th Asilomar Conference on Signals, Systems and Computers, 2010.
URL : https://hal.archives-ouvertes.fr/ensl-00542950

N. Brunie, F. De-dinechin, M. Istoan, G. Sergent, K. Illyes et al., Arithmetic core generation using bit heaps, FieldProgrammable Logic and Applications, 2013.
URL : https://hal.archives-ouvertes.fr/ensl-00738412

M. Kumm and P. Zipf, Pipelined compressor tree optimization using integer linear programming, Field Programmable Logic and Applications, 2014.

G. A. Constantinides, P. Y. Cheung, and W. Luk, Synthesis and optimization of DSP algorithms, 2004.

D. U. Lee, A. A. Gaffar, R. C. Cheung, O. Mencer, W. Luk et al., Accuracy-guaranteed bit-width optimization, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.25, issue.10, 1990.

A. B. Kinsman and N. Nicolici, Bit-width allocation for hardware accelerators for scientific computing using SAT-modulo theory, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.29, issue.3, pp.405-413, 2010.

D. Ménard, N. Hervé, O. Sentieys, and H. Nguyen, High-level synthesis under fixed-point accuracy constraint, Hindawi Journal of Electrical and Computer Engineering, 2012.

S. Vakili, J. M. Langlois, and G. Bois, Enhanced precision analysis for accuracy-aware bit-width optimization using affine arithmetic, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.32, issue.12, pp.1853-1865, 2013.

O. Sarbishei, K. Radecka, and Z. Zilic, Analytical optimization of bit-widths in fixed-point LTI systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.31, issue.3, pp.343-355, 2012.

D. Boland and G. Constantinides, Bounding variable values and round-off effects using Handelman representations, Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.30, issue.11, pp.1691-1704, 2011.

P. Cousot and R. Cousot, Abstract interpretation: a unified lattice model for static analysis of programs by construction or approximation of fixpoints, 4th Annual ACM Symposium on Principles of Programming Languages, pp.238-252, 1977.

D. Boland and G. Constantinides, Word-length optimization beyond straight line code, ACM Field Programmable Gate Arrays, 2013.

V. Balakrishnan and S. Boyd, On computing the worst-case peak gain of linear systems, Systems & Control Letters, vol.19, pp.265-269, 1992.

S. P. Boyd and J. Doyle, Comparison of peak and RMS gains for discrete-time systems, Systems & Control Letters, vol.9, issue.1, pp.1-6, 1987.

F. De-dinechin, M. Istoan, and A. Massouri, Sum-of-product architectures computing just right," in Application-Specific Systems, Architectures and Processors (ASAP), 2014.

M. D. Ercegovac, T. Lang, and D. Arithmetic, , 2003.

H. Parendeh-afshar, A. Neogy, P. Brisk, and P. Ienne, Compressor tree synthesis on commercial high-performance FPGAs, ACM Transactions on Reconfigurable Technology and Systems, issue.4, 2011.

R. Kumar, A. Mandal, and S. P. Khatri, An efficient arithmetic sum-of-product (SOP) based multiplication approach for FIR filters and DFT, International Conference on Computer Design, pp.195-200, 2012.

F. De-dinechin and B. Pasca, Designing custom arithmetic data paths with FloPoCo, IEEE Design & Test of Computers, vol.28, issue.4, pp.18-27, 2011.
URL : https://hal.archives-ouvertes.fr/ensl-00646282

L. Tsoeunyane, S. Winberg, and M. Inggs, Software-defined radio FPGA cores: Building towards a domain-specific language, International Journal of Reconfigurable Computing, vol.925, issue.961, p.28, 2017.

K. Limnuson, H. Lu, H. J. Chiel, and P. Mohseni, FPGA implementation of an IIR temporal filtering technique for real-time stimulus artifact rejection, IEEE Biomedical Circuits and Systems Conference, pp.49-52, 2011.

K. Kum, J. Kang, and W. Sung, AUTOSCALER for C: an optimizing floating-point to integer C program converter for fixedpoint digital signal processors, IEEE Transactions on Circuits and Systems II, vol.47, issue.9, pp.840-848, 2000.

K. M-¨-oller, M. Kumm, M. Kleinlein, and P. Zipf, Pipelined reconfigurable multiplication with constants on FPGAs, Field Programmable Logic and Applications, pp.1-6, 2014.

M. Lankarany and H. Marvi, Noise reduction in digital iir filters by finding optimum arrangement of second-order sections, Canadian Conference on Electrical and Computer Engineering, pp.689-692, 2008.

A. Volkova and T. Hilaire, Fixed-point implementation of lattice wave digital filter: comparison and error analysis, European Signal Processing Conference, 2015.
URL : https://hal.archives-ouvertes.fr/hal-01175663

T. Hilaire, Towards Tools and Methodology for the Fixed-Point Implementation of Linear Filters, Digital Signal Processing Workshop and IEEE Signal Processing Education Workshop, pp.488-493, 2011.
URL : https://hal.archives-ouvertes.fr/hal-01285667