, Discrete-Time Signal Processing, 2009.
Reliable evaluation of the worst-case peak gain matrix in multiple precision, 22nd IEEE Symposium on Computer Arithmetic, 2015. ,
URL : https://hal.archives-ouvertes.fr/hal-01083879
, Determining fixed-point formats for a digital filter implementation using the worst-case peak gain measure, p.49
, Asilomar Conference on Signals, Systems and Computers, 2015.
Fast integer multipliers fit in FPGAs, EDN magazine, issue.10, p.80, 1993. ,
Constant coefficient multiplication using look-up tables, Journal of VLSI Signal Processing, vol.36, issue.1, 2004. ,
A 128-tap complex FIR filter processing 20 giga-samples/s in a single FPGA, 44th Asilomar Conference on Signals, Systems and Computers, 2010. ,
URL : https://hal.archives-ouvertes.fr/ensl-00542950
Arithmetic core generation using bit heaps, FieldProgrammable Logic and Applications, 2013. ,
URL : https://hal.archives-ouvertes.fr/ensl-00738412
Pipelined compressor tree optimization using integer linear programming, Field Programmable Logic and Applications, 2014. ,
Synthesis and optimization of DSP algorithms, 2004. ,
Accuracy-guaranteed bit-width optimization, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.25, issue.10, 1990. ,
Bit-width allocation for hardware accelerators for scientific computing using SAT-modulo theory, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.29, issue.3, pp.405-413, 2010. ,
High-level synthesis under fixed-point accuracy constraint, Hindawi Journal of Electrical and Computer Engineering, 2012. ,
Enhanced precision analysis for accuracy-aware bit-width optimization using affine arithmetic, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.32, issue.12, pp.1853-1865, 2013. ,
Analytical optimization of bit-widths in fixed-point LTI systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.31, issue.3, pp.343-355, 2012. ,
Bounding variable values and round-off effects using Handelman representations, Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.30, issue.11, pp.1691-1704, 2011. ,
Abstract interpretation: a unified lattice model for static analysis of programs by construction or approximation of fixpoints, 4th Annual ACM Symposium on Principles of Programming Languages, pp.238-252, 1977. ,
Word-length optimization beyond straight line code, ACM Field Programmable Gate Arrays, 2013. ,
On computing the worst-case peak gain of linear systems, Systems & Control Letters, vol.19, pp.265-269, 1992. ,
Comparison of peak and RMS gains for discrete-time systems, Systems & Control Letters, vol.9, issue.1, pp.1-6, 1987. ,
Sum-of-product architectures computing just right," in Application-Specific Systems, Architectures and Processors (ASAP), 2014. ,
, , 2003.
Compressor tree synthesis on commercial high-performance FPGAs, ACM Transactions on Reconfigurable Technology and Systems, issue.4, 2011. ,
An efficient arithmetic sum-of-product (SOP) based multiplication approach for FIR filters and DFT, International Conference on Computer Design, pp.195-200, 2012. ,
Designing custom arithmetic data paths with FloPoCo, IEEE Design & Test of Computers, vol.28, issue.4, pp.18-27, 2011. ,
URL : https://hal.archives-ouvertes.fr/ensl-00646282
Software-defined radio FPGA cores: Building towards a domain-specific language, International Journal of Reconfigurable Computing, vol.925, issue.961, p.28, 2017. ,
FPGA implementation of an IIR temporal filtering technique for real-time stimulus artifact rejection, IEEE Biomedical Circuits and Systems Conference, pp.49-52, 2011. ,
AUTOSCALER for C: an optimizing floating-point to integer C program converter for fixedpoint digital signal processors, IEEE Transactions on Circuits and Systems II, vol.47, issue.9, pp.840-848, 2000. ,
Pipelined reconfigurable multiplication with constants on FPGAs, Field Programmable Logic and Applications, pp.1-6, 2014. ,
Noise reduction in digital iir filters by finding optimum arrangement of second-order sections, Canadian Conference on Electrical and Computer Engineering, pp.689-692, 2008. ,
Fixed-point implementation of lattice wave digital filter: comparison and error analysis, European Signal Processing Conference, 2015. ,
URL : https://hal.archives-ouvertes.fr/hal-01175663
Towards Tools and Methodology for the Fixed-Point Implementation of Linear Filters, Digital Signal Processing Workshop and IEEE Signal Processing Education Workshop, pp.488-493, 2011. ,
URL : https://hal.archives-ouvertes.fr/hal-01285667