Scaling the power wall: Revisiting the low-power design rules Keynote speech at SoC Thousand core chips: a technology perspective, Proceedings of the 44th annual Design Automation Conference, pp.746-749, 2007. ,
Why on-chip cache coherence is here to stay, Communications of the ACM, vol.55, issue.7, pp.78-89, 2012. ,
DOI : 10.1145/2209249.2209269
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.228.5001
ATAC, Proceedings of the 19th international conference on Parallel architectures and compilation techniques, PACT '10, pp.477-488, 2010. ,
DOI : 10.1145/1854273.1854332
TILE-Gx100 ManyCore processor: Acceleration interfaces and architecture, 2011 IEEE Hot Chips 23 Symposium (HCS), 2011. ,
DOI : 10.1109/HOTCHIPS.2011.7477491
Cache Coherence Protocols for Many-Core CMPs, Parallel and Distributed Computing, 2010. ,
DOI : 10.5772/9454
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.468.1019
Translation lookaside buffer consistency: a software approach, 1989. ,
DOI : 10.1145/70082.68193
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.92.1801
UNified Instruction/Translation/Data (UNITD) coherence: One protocol to rule them all, HPCA, 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture, pp.1-12, 2010. ,
DOI : 10.1109/HPCA.2010.5416643
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.157.9526
Coherent translation look-aside buffer, p.967, 2003. ,
Method and system for translation lookaside buffer coherence in multiprocessor systems, p.931510, 2005. ,
System and method for maintaining coherency of virtual-to-physical memory translations in a multiprocessor computer, 0195. ,
DiDi: Mitigating the Performance Impact of TLB Shootdowns Using a Shared TLB Directory, 2011 International Conference on Parallel Architectures and Compilation Techniques, pp.340-349, 2011. ,
DOI : 10.1109/PACT.2011.65
Generic cache controller for a massively parallel manycore architecture using coherent shared memory, 2011. ,
The SPLASH- 2 programs: Characterization and methodological considerations, Proceedings of the 22nd Annual International Symposium on Computer Architecture, pp.24-37, 1995. ,