Error recovery technique for coarse-grained reconfigurable architectures

Abstract : This paper presents the implementation of the error recovery scheme from temporary faults, applicable for datapaths of coarse-grained reconfigurable architectures. We have chosen the DART architecture as a vehicle to study various aspects related to implementation of the instruction retry in a complex highly parallel reconfigurable system. Synthesis results have confirmed the time, hardware, and power consumption efficiency of the proposed approach, which can be applied independently on the concurrent error detection scheme actually used.
Type de document :
Direction d'ouvrage, Proceedings, Dossier
France. 2011
Liste complète des métadonnées
Contributeur : Muhammad Moazam Azeem <>
Soumis le : jeudi 7 décembre 2017 - 11:32:04
Dernière modification le : jeudi 15 novembre 2018 - 11:57:40


  • HAL Id : hal-01657973, version 1



Muhammad Moazam Azeem, Stanislaw J. Piestrak, Olivier Sentieys, Sébastien Pillement. Error recovery technique for coarse-grained reconfigurable architectures. France. 2011. 〈hal-01657973〉



Consultations de la notice