<?xml version="1.0" encoding="utf-8"?>
<TEI xmlns="http://www.tei-c.org/ns/1.0" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:hal="http://hal.archives-ouvertes.fr/" xmlns:gml="http://www.opengis.net/gml/3.3/" xmlns:gmlce="http://www.opengis.net/gml/3.3/ce" version="1.1" xsi:schemaLocation="http://www.tei-c.org/ns/1.0 http://api.archives-ouvertes.fr/documents/aofr-sword.xsd">
  <teiHeader>
    <fileDesc>
      <titleStmt>
        <title>HAL TEI export of hal-01833307</title>
      </titleStmt>
      <publicationStmt>
        <distributor>CCSD</distributor>
        <availability status="restricted">
          <licence target="https://creativecommons.org/publicdomain/zero/1.0/">CC0 1.0 - Universal</licence>
        </availability>
        <date when="2026-05-18T03:11:46+02:00"/>
      </publicationStmt>
      <sourceDesc>
        <p part="N">HAL API Platform</p>
      </sourceDesc>
    </fileDesc>
  </teiHeader>
  <text>
    <body>
      <listBibl>
        <biblFull>
          <titleStmt>
            <title xml:lang="en">Inter-FPGA interconnect topologies exploration for multi-FPGA systems</title>
            <author role="aut">
              <persName>
                <forename type="first">Umer</forename>
                <surname>Farooq</surname>
              </persName>
              <email type="md5">78711c654e60a7ae4c51ab24ff0559a5</email>
              <email type="domain">lip6.fr</email>
              <idno type="idhal" notation="numeric">976598</idno>
              <idno type="halauthorid" notation="string">740658-976598</idno>
              <affiliation ref="#struct-456122"/>
            </author>
            <author role="aut">
              <persName>
                <forename type="first">Habib</forename>
                <surname>Mehrez</surname>
              </persName>
              <email type="md5">f23ceb9eb94c548be6bcb2c87854a7f0</email>
              <email type="domain">lip6.fr</email>
              <idno type="idhal" notation="string">habib-mehrez</idno>
              <idno type="idhal" notation="numeric">9743</idno>
              <idno type="halauthorid" notation="string">18199-9743</idno>
              <idno type="IDREF">https://www.idref.fr/089368088</idno>
              <idno type="ORCID">https://orcid.org/0000-0002-0692-1754</idno>
              <affiliation ref="#struct-541710"/>
            </author>
            <author role="aut">
              <persName>
                <forename type="first">Muhammad Khurram</forename>
                <surname>Bhatti</surname>
              </persName>
              <email type="md5">998309902da9a595f6f63a6adfc1ba4e</email>
              <email type="domain">itu.edu.pk</email>
              <idno type="idhal" notation="string">muhammad-khurram-bhatti</idno>
              <idno type="idhal" notation="numeric">20368</idno>
              <idno type="halauthorid" notation="string">882355-20368</idno>
              <idno type="ORCID">https://orcid.org/0000-0002-1974-8268</idno>
              <idno type="IDREF">https://www.idref.fr/152718699</idno>
              <affiliation ref="#struct-531120"/>
            </author>
            <editor role="depositor">
              <persName>
                <forename>Gestionnaire HAL 2</forename>
                <surname>Sorbonne Université</surname>
              </persName>
              <email type="md5">020e196d7bdf24c37910f3b6e1311927</email>
              <email type="domain">sorbonne-universite.fr</email>
            </editor>
          </titleStmt>
          <editionStmt>
            <edition n="v1" type="current">
              <date type="whenSubmitted">2018-07-09 15:20:58</date>
              <date type="whenModified">2024-12-12 03:43:25</date>
              <date type="whenReleased">2018-07-18 11:02:37</date>
              <date type="whenProduced">2018-06</date>
              <date type="whenEndEmbargoed">2018-07-09</date>
              <ref type="file" target="https://hal.sorbonne-universite.fr/hal-01833307v1/document">
                <date notBefore="2018-07-09"/>
              </ref>
              <ref type="file" subtype="publisherPaid" n="1" target="https://hal.sorbonne-universite.fr/hal-01833307v1/file/Farooq2018_Article_Inter-FPGAInterconnectTopologi.pdf" id="file-1833307-1860309">
                <date notBefore="2018-07-09"/>
              </ref>
              <ref type="externalLink" target="https://link.springer.com/content/pdf/10.1007%2Fs10617-018-9207-2.pdf"/>
            </edition>
            <respStmt>
              <resp>contributor</resp>
              <name key="320715">
                <persName>
                  <forename>Gestionnaire HAL 2</forename>
                  <surname>Sorbonne Université</surname>
                </persName>
                <email type="md5">020e196d7bdf24c37910f3b6e1311927</email>
                <email type="domain">sorbonne-universite.fr</email>
              </name>
            </respStmt>
          </editionStmt>
          <publicationStmt>
            <distributor>CCSD</distributor>
            <idno type="halId">hal-01833307</idno>
            <idno type="halUri">https://hal.sorbonne-universite.fr/hal-01833307</idno>
            <idno type="halBibtex">farooq:hal-01833307</idno>
            <idno type="halRefHtml">&lt;i&gt;Design Automation for Embedded Systems&lt;/i&gt;, 2018, 22 (1-2), pp.117 - 140. &lt;a target="_blank" href="https://dx.doi.org/10.1007/s10617-018-9207-2"&gt;&amp;#x27E8;10.1007/s10617-018-9207-2&amp;#x27E9;&lt;/a&gt;</idno>
            <idno type="halRef">Design Automation for Embedded Systems, 2018, 22 (1-2), pp.117 - 140. &amp;#x27E8;10.1007/s10617-018-9207-2&amp;#x27E9;</idno>
            <availability status="restricted">
              <licence target="https://creativecommons.org/licenses/by/4.0/">CC BY 4.0 - Attribution<ref corresp="#file-1833307-1860309"/></licence>
            </availability>
          </publicationStmt>
          <seriesStmt>
            <idno type="stamp" n="CNRS">CNRS - Centre national de la recherche scientifique</idno>
            <idno type="stamp" n="LIP6" corresp="SORBONNE-UNIVERSITE">Laboratoire d'Informatique de Paris 6</idno>
            <idno type="stamp" n="LIP6-CIAN" corresp="LIP6">Circuits Intégrés Numériques et Analogiques </idno>
            <idno type="stamp" n="SORBONNE-UNIVERSITE">Sorbonne Université</idno>
            <idno type="stamp" n="SORBONNE-UNIV" corresp="SORBONNE-UNIVERSITE">Sorbonne Université 01/01/2018</idno>
            <idno type="stamp" n="SU-SCIENCES" corresp="SORBONNE-UNIVERSITE">Faculté des Sciences de Sorbonne Université</idno>
            <idno type="stamp" n="TEST-HALCNRS">Collection test HAL CNRS</idno>
            <idno type="stamp" n="SU-TI">Sorbonne Université - Texte Intégral</idno>
            <idno type="stamp" n="ALLIANCE-SU"> Alliance Sorbonne Université</idno>
            <idno type="stamp" n="SUPRA_MATHS_INFO">Mathématiques + Informatique</idno>
          </seriesStmt>
          <notesStmt>
            <note type="audience" n="2">International</note>
            <note type="popular" n="0">No</note>
            <note type="peer" n="1">Yes</note>
          </notesStmt>
          <sourceDesc>
            <biblStruct>
              <analytic>
                <title xml:lang="en">Inter-FPGA interconnect topologies exploration for multi-FPGA systems</title>
                <author role="aut">
                  <persName>
                    <forename type="first">Umer</forename>
                    <surname>Farooq</surname>
                  </persName>
                  <email type="md5">78711c654e60a7ae4c51ab24ff0559a5</email>
                  <email type="domain">lip6.fr</email>
                  <idno type="idhal" notation="numeric">976598</idno>
                  <idno type="halauthorid" notation="string">740658-976598</idno>
                  <affiliation ref="#struct-456122"/>
                </author>
                <author role="aut">
                  <persName>
                    <forename type="first">Habib</forename>
                    <surname>Mehrez</surname>
                  </persName>
                  <email type="md5">f23ceb9eb94c548be6bcb2c87854a7f0</email>
                  <email type="domain">lip6.fr</email>
                  <idno type="idhal" notation="string">habib-mehrez</idno>
                  <idno type="idhal" notation="numeric">9743</idno>
                  <idno type="halauthorid" notation="string">18199-9743</idno>
                  <idno type="IDREF">https://www.idref.fr/089368088</idno>
                  <idno type="ORCID">https://orcid.org/0000-0002-0692-1754</idno>
                  <affiliation ref="#struct-541710"/>
                </author>
                <author role="aut">
                  <persName>
                    <forename type="first">Muhammad Khurram</forename>
                    <surname>Bhatti</surname>
                  </persName>
                  <email type="md5">998309902da9a595f6f63a6adfc1ba4e</email>
                  <email type="domain">itu.edu.pk</email>
                  <idno type="idhal" notation="string">muhammad-khurram-bhatti</idno>
                  <idno type="idhal" notation="numeric">20368</idno>
                  <idno type="halauthorid" notation="string">882355-20368</idno>
                  <idno type="ORCID">https://orcid.org/0000-0002-1974-8268</idno>
                  <idno type="IDREF">https://www.idref.fr/152718699</idno>
                  <affiliation ref="#struct-531120"/>
                </author>
              </analytic>
              <monogr>
                <idno type="halJournalId" status="VALID">12538</idno>
                <idno type="issn">0929-5585</idno>
                <idno type="eissn">1572-8080</idno>
                <title level="j">Design Automation for Embedded Systems</title>
                <imprint>
                  <publisher>Springer Verlag</publisher>
                  <biblScope unit="volume">22</biblScope>
                  <biblScope unit="issue">1-2</biblScope>
                  <biblScope unit="pp">117 - 140</biblScope>
                  <date type="datePub">2018-06</date>
                  <date type="dateEpub">2018-05-02</date>
                </imprint>
              </monogr>
              <idno type="doi">10.1007/s10617-018-9207-2</idno>
            </biblStruct>
          </sourceDesc>
          <profileDesc>
            <langUsage>
              <language ident="en">English</language>
            </langUsage>
            <textClass>
              <classCode scheme="halDomain" n="info">Computer Science [cs]</classCode>
              <classCode scheme="halTypology" n="ART">Journal articles</classCode>
              <classCode scheme="halOldTypology" n="ART">Journal articles</classCode>
              <classCode scheme="halTreeTypology" n="ART">Journal articles</classCode>
            </textClass>
            <abstract xml:lang="en">
              <p>Prototyping using multi-FPGA systems offers significant advantages over simulation and emulation based pre-silicon verification techniques. Multi-FPGA prototyping follows a complex design flow where the quality of associated tools and the architecture of interconnect topology play a very important role in the performance of final prototyped design. A well designed interconnect topology may remain underutilized because of a poor routing tool and vice versa. This makes the selection of a good routing tool and the exploration of interconnect topologies extremely important for the quality of final design. In this work, we present a detailed comparison between six inter-FPGA interconnect topologies. We present a generic routing tool and for each topology, ten large, complex benchmarks are prototyped on four FPGA boards using this tool. Experimentation reveals that fully customized interconnect topology using a hybrid combination of direct two and multi point tracks gives the best frequency results for all the FPGA boards. On average, this topology gives 26.2, 28.5, 9.5, 32.1 and 12.4% better frequency results as compared to five other interconnect topologies. We also perform routing time comparison and the topology using generic hybrid combination of direct two and multi point tracks gives the best results. On average, this topology produces 1.8×, 2×, 2×, 9.2×, and 4.4× better results as compared to five other topologies under consideration. Frequency–time tradeoff analysis along with flexibility and setup time of different topologies is also performed. It reveals that a partially customized topology with hybrid combination of direct two and multi point tracks gives the best frequency–time tradeoff for smaller FPGA boards while a partially customized topology with switch-based and multi point connections gives the best results for larger FPGA boards with reasonable flexibility and moderate setup time.</p>
            </abstract>
          </profileDesc>
        </biblFull>
      </listBibl>
    </body>
    <back>
      <listOrg type="structures">
        <org type="institution" xml:id="struct-456122" status="VALID">
          <idno type="ROR">https://ror.org/05d5f5m07</idno>
          <orgName>Dhofar University</orgName>
          <desc>
            <address>
              <addrLine>Salalah, Sultanate of Oman</addrLine>
              <country key="OM"/>
            </address>
            <ref type="url">https://www.du.edu.om/</ref>
          </desc>
        </org>
        <org type="researchteam" xml:id="struct-541710" status="VALID">
          <orgName>Circuits Intégrés Numériques et Analogiques</orgName>
          <orgName type="acronym">CIAN</orgName>
          <date type="start">2018-01-01</date>
          <desc>
            <address>
              <country key="FR"/>
            </address>
          </desc>
          <listRelation>
            <relation active="#struct-541703" type="direct"/>
            <relation active="#struct-413221" type="indirect"/>
            <relation name="UMR7606" active="#struct-441569" type="indirect"/>
          </listRelation>
        </org>
        <org type="institution" xml:id="struct-531120" status="INCOMING">
          <orgName>Department of Electrical Engineering, University College of Engineering Science and Technology, Leads University, Lahore</orgName>
          <desc>
            <address>
              <country key="PK"/>
            </address>
          </desc>
        </org>
        <org type="laboratory" xml:id="struct-541703" status="VALID">
          <idno type="IdRef">13558292X</idno>
          <idno type="RNSR">199712651U</idno>
          <idno type="ROR">https://ror.org/05krcen59</idno>
          <orgName>LIP6</orgName>
          <date type="start">2018-01-01</date>
          <desc>
            <address>
              <addrLine>4 Place JUSSIEU 75252 PARIS CEDEX 05</addrLine>
              <country key="FR"/>
            </address>
            <ref type="url">http://www.lip6.fr/</ref>
          </desc>
          <listRelation>
            <relation active="#struct-413221" type="direct"/>
            <relation name="UMR7606" active="#struct-441569" type="direct"/>
          </listRelation>
        </org>
        <org type="regroupinstitution" xml:id="struct-413221" status="VALID">
          <idno type="IdRef">221333754</idno>
          <idno type="ROR">https://ror.org/02en5vm52</idno>
          <orgName>Sorbonne Université</orgName>
          <orgName type="acronym">SU</orgName>
          <date type="start">2018-01-01</date>
          <desc>
            <address>
              <addrLine>21 rue de l’École de médecine - 75006 Paris</addrLine>
              <country key="FR"/>
            </address>
            <ref type="url">http://www.sorbonne-universite.fr/</ref>
          </desc>
        </org>
        <org type="regroupinstitution" xml:id="struct-441569" status="VALID">
          <idno type="IdRef">02636817X</idno>
          <idno type="ISNI">0000000122597504</idno>
          <idno type="ROR">https://ror.org/02feahw73</idno>
          <orgName>Centre National de la Recherche Scientifique</orgName>
          <orgName type="acronym">CNRS</orgName>
          <date type="start">1939-10-19</date>
          <desc>
            <address>
              <country key="FR"/>
            </address>
            <ref type="url">https://www.cnrs.fr/</ref>
          </desc>
        </org>
      </listOrg>
    </back>
  </text>
</TEI>