S. Bhasin, P. Maistri, and F. Regazzoni, Malicious wave: A survey on actively tampering using electromagnetic glitch, International Symposium on Electromagnetic Compatibility, pp.318-321, 2014.
URL : https://hal.archives-ouvertes.fr/hal-01061254

H. Bar-el, H. Choukri, D. Naccache, M. Tunstall, and C. Whelan, The sorcerer's apprentice guide to fault attacks, Proceedings of the IEEE, vol.94, pp.370-382, 2006.

A. Dehbaoui, A. Mirbaha, N. Moro, J. Dutertre, and A. Tria, Electromagnetic Glitch on the AES Round Counter, 4th International conference on Constructive Side-Channel Analysis and Secure Design, vol.7864, pp.17-31, 2013.
URL : https://hal.archives-ouvertes.fr/emse-00837514

A. Barenghi, L. Breveglieri, I. Koren, G. Pelosi, and F. Regazzoni, Countermeasures against fault attacks on software implemented AES: effectiveness and cost, in: 5th Workshop on Embedded Systems Security, pp.1-10, 2010.

S. Yen, S. Kim, S. Lim, and S. Moon, A countermeasure against one physical cryptanalysis may benefit another attack, 4th International Conference on Information Security and Cryptology, vol.2288, pp.414-427, 2001.

L. Dureuil, G. Petiot, M. Potet, A. Crohen, and P. D. Choudens, FISSC: a Fault Injection and Simulation Secure Collection, International Conference on Computer Safety, reliability and Security, vol.9922, pp.3-11, 2016.

M. Potet, L. Mounier, M. Puys, and L. Dureuil, Lazart: A Symbolic Approach for Evaluation the Robustness of Secured Codes against Control Flow Injections, 7th International Conference on Software Testing, Verification and Validation, pp.213-222, 2014.
URL : https://hal.archives-ouvertes.fr/hal-01229274

T. Barry, D. Couroussé, and B. Robisson, Compilation of a Countermeasure Against Instruction-Skip Fault Attacks, 3rd Workshop on Cryptography and Security in Computing Systems, pp.1-6, 2016.
URL : https://hal.archives-ouvertes.fr/emse-01271252

R. D. Keulenaer, J. Maebe, K. D. Bosschere, and B. D. Sutter, Link-time smart card code hardening, Int. J. Inf. Sec, vol.15, issue.2, pp.111-130, 2016.

S. S. Muchnick, Advanced Compiler Design and Implementation, 1997.

A. W. Appel and M. Ginsburg, Modern Compiler Implementation in C, 2004.

P. Berthomé, K. Heydemann, X. Kauffmanntourkestansky, and J. Lalande, High level model of control flow attacks for smart card functional security, 7th International Conference on Availability, Reliability and Security, pp.224-229, 2012.

L. Riviere, M. Potet, T. Le, J. Bringer, H. Chabanne et al., Combining High-Level and Low-Level Approaches to Evaluate Software Implementations Robustness Against Multiple Fault Injection Attacks
URL : https://hal.archives-ouvertes.fr/hal-01229261

. Security, IEEE, vol.8930, pp.92-111, 2015.

J. Proy, K. Heydemann, A. Berzati, and A. Cohen, Compilerassisted loop hardening against fault attacks, ACM Trans. Archit. Code Optim, vol.14, issue.4, p.25, 2017.
URL : https://hal.archives-ouvertes.fr/hal-01657542

D. Boneh, R. A. Demillo, and R. J. Lipton, On the importance of eliminating errors in cryptographic computations, Journal of Cryptology, vol.14, issue.2, pp.101-119, 2001.

N. Timmers, A. Spruyt, and M. Witteman, Fault Diagnosis and Tolerance in Cryptography Workshop, pp.25-35, 2016.

N. Moro, K. Heydemann, A. Dehbaoui, B. Robisson, and E. Encrenaz, Experimental evaluation of two software countermeasures against fault attacks, International Symposium on Hardware-Oriented Security and Trust (HOST), pp.112-117, 2014.
URL : https://hal.archives-ouvertes.fr/emse-01032449

J. Lalande, K. Heydemann, and P. Berthomé, Software Countermeasures for Control Flow Integrity of Smart Card C Codes, vol.8713, pp.200-218, 2014.
URL : https://hal.archives-ouvertes.fr/hal-01059201

M. Abadi, M. Budiu, Ú. Erlingsson, and J. Ligatti, Controlflow integrity principles, implementations, and applications, ACM Transactions on Information and System Security, vol.13, issue.1, 2009.
DOI : 10.1145/1609956.1609960

R. De-clercq, R. D. Keulenaer, B. Coppens, B. Yang, P. Maene et al., Design, Automation & Test in Europe Conference & Exhibition, pp.1172-1177, 2016.

M. Werner, E. Wenger, and S. Mangard, Protecting the control flow of embedded processors against fault attacks, 14th International Conference Smart Card Research and Advanced Applications, vol.9514, pp.161-176, 2015.

M. Payer, A. Barresi, and T. R. Gross, Fine-grained controlflow integrity through binary hardening, in: 12th Conference on Detection of Intrusions and Malware, and Vulnerability Assessment, pp.144-164, 2015.

W. Arthur, B. Mehne, R. Das, and T. Austin, 13th Annual IEEE/ACM International Symposium on Code Generation and Optimization, pp.79-90, 2015.

N. Moro, A. Dehbaoui, K. Heydemann, B. Robisson, and E. Encrenaz, Electromagnetic Fault Injection: Towards a Fault Model on a 32-bit Microcontroller, pp.77-88, 2013.
DOI : 10.1109/fdtc.2013.9
URL : https://hal.archives-ouvertes.fr/emse-00871218

K. Pattabiraman, N. M. Nakka, Z. T. Kalbarczyk, and R. K. Iyer, SymPLFIED: Symbolic Program-Level Fault Injection and Error Detection Framework, IEEE Transactions on Computers, vol.62, issue.11, pp.2292-2307, 2013.
DOI : 10.1109/tc.2012.219
URL : https://www.ideals.illinois.edu/bitstream/2142/74604/2/B59-CRHC_08_02.pdf

I. Verbauwhede, The fault attack jungle -A classification model to guide you, in: Fault Diagnosis and Tolerance in Cryptography, IEEE Computer Society, pp.3-8, 2011.

M. Puys, L. Riviere, J. Bringer, and T. Le, High-Level Simulation for Multiple Fault Injection Evaluation, 3rd International Workshop on Quantitative Aspects in Security Assurance, vol.8872, pp.293-308, 2015.
DOI : 10.1007/978-3-319-17016-9_19
URL : https://hal.archives-ouvertes.fr/hal-01229279

L. Dureuil, M. Potet, P. De-choudens, C. Dumas, and J. Clédière, From code review to fault injection attacks: Filling the gap using fault model inference, 14th International Conference Smart Card Research and Advanced Applications, vol.9514, pp.107-124, 2015.

L. Riviere, Securing software implementations against fault injection attacks on embedded systems, 2015.

J. Balasch, B. Gierlichs, and I. Verbauwhede, An in-depth and black-box characterization of the effects of clock glitches on 8-bit MCUs, 8th Workshop on Fault Diagnosis and Tolerance in Cryptography, pp.105-114, 2011.

G. Bouffard, J. Iguchi-cartigny, and J. Lanet, Combined software and hardware attacks on the java card control flow, pp.283-296, 2011.
URL : https://hal.archives-ouvertes.fr/hal-00684616

D. Ceara, Detecting Software Vulnerabilities -Static Taint Analysis, Bsc thesis, 2009.

F. Yamaguchi, C. Wressnegger, H. Gascon, and K. Rieck, Chucky: exposing missing checks in source code for vulnerability discovery, Conference on Computer and Communications Security, pp.499-510, 2013.

P. Rauzy and S. Guilley, Countermeasures against high-order fault-injection attacks on CRT-RSA, Workshop on Fault Diagnosis and Tolerance in Cryptography, pp.68-82, 2014.
DOI : 10.1109/fdtc.2014.17
URL : https://hal.archives-ouvertes.fr/hal-01071425

L. Riviere, J. Bringer, T. Le, and H. Chabanne, A novel simulation approach for fault injection resistance evaluation on smart cards, 6th international Workshop on Security Testing, pp.1-8, 2015.

G. A. Kanawati, N. A. Kanawati, and J. A. Abraham, FER-RARI: a flexible software-based fault and error injection system, IEEE Transactions on Computers, vol.44, issue.2, pp.248-260, 1995.
DOI : 10.1109/12.364536

A. Barenghi, L. Breveglieri, I. Koren, and D. Naccache, Fault injection attacks on cryptographic devices: Theory, practice, and countermeasures, Proceedings of the IEEE, vol.100, issue.11, pp.3056-3076, 2012.
DOI : 10.1109/jproc.2012.2188769
URL : https://hal.archives-ouvertes.fr/hal-01110932

N. Moro, K. Heydemann, E. Encrenaz, and B. , Robisson, Formal verification of a software countermeasure against instruction skip attacks, Journal of Cryptographic Engineering, vol.4, issue.3, pp.1-12, 2014.

H. Shacham, The geometry of innocent flesh on the bone, 14th Conference on Computer and communications security, pp.552-561, 2007.

T. Bletsch, X. Jiang, and V. Freeh, Mitigating code-reuse attacks with control-flow locking, 27th Annual Computer Security Applications Conference, pp.353-362, 2011.
DOI : 10.1145/2076732.2076783

L. Szekeres, M. Payer, T. Wei, and D. Song, Sok: Eternal war in memory, Symposium on Security and Privacy, pp.48-62, 2013.
DOI : 10.1109/sp.2013.13

A. M. Fiskiran and R. B. Lee, Runtime execution monitoring (REM) to detect and prevent malicious code execution, International Conference on Computer Design: VLSI in Computers and Processors, pp.452-457, 2004.
DOI : 10.1109/iccd.2004.1347961

H. Chen and B. Zang, CFIMon: Detecting violation of control flow integrity using performance counters, IEEE/IFIP International Conference on Dependable Systems and Networks, pp.1-12, 2012.

J. Danger, S. Guilley, T. Porteboeuf, F. Praden, and M. Timbert, HCODE: hardware-enhanced real-time CFI, 4th Program Protection and Reverse Engineering Workshop, vol.6, p.11, 2014.
URL : https://hal.archives-ouvertes.fr/hal-01575947

N. Oh, P. P. Shirvani, and E. J. Mccluskey, Control-flow checking by software signatures, IEEE Transactions on Reliability, vol.51, issue.1, pp.111-122, 2002.
DOI : 10.1109/24.994926

Y. Chen, R. Venkatesan, M. Cary, R. Pang, S. Sinha et al., Oblivious hashing: A stealthy software integrity verification primitive, 5th International Workshop on Information Hiding, pp.400-414, 2003.
DOI : 10.1007/3-540-36415-3_26

O. Goloubeva, M. Rebaudengo, M. Sonza-reorda, and M. Violante, Improved software-based processor control-flow errors detection technique, Annual Reliability and Maintainability Symposium, pp.583-589, 2005.

G. Bouffard, B. N. Thampi, and J. Lanet, Detecting Laser Fault Injection for Smart Cards Using Security Automata, International Symposium on Security in Computing and Communications, vol.377, pp.18-29, 2013.
URL : https://hal.archives-ouvertes.fr/hal-00966373

B. Nicolescu, Y. Savaria, and R. Velazco, 18th International Symposium on Defect and Fault Tolerance in VLSI Systems, pp.589-596, 2003.

, u)sim java card platform protection profile basic and scws configurations, SFR and AFOM and Trusted Labs, 2010.

M. Akkar, L. Goubin, and O. Ly, Automatic Integration of Counter-Measures Against Fault Injection Attacks, Proceedings of E-Smart, pp.1-13, 2003.

I. Levin, A byte-oriented AES-256 implementation, 2007.

R. K. Brayton, G. D. Hachtel, A. Sangiovanni-vincentelli, F. Somenzi, A. Aziz et al., VIS: A system for verification and synthesis, vol.1102, pp.428-432, 1996.

M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge et al., MiBench: A free, commercially representative embedded benchmark suite, 4th Annual Workshop on Workload Characterization, pp.3-14, 2001.

K. , Keil uVision for ARM processors, 2012.

F. Amiel, K. Villegas, B. Feix, and L. Marcel, Passive and active combined attacks: Combining fault attacks and side channel analysis, Proceedings of the Workshop on Fault Diagnosis and Tolerance in Cryptography, pp.75-79, 2007.