A reconfigurable distributed architecture for clock generation in large many-core SoC

Abstract : This paper focuses on clock generation and distribution in large SoC. After a brief analysis of diverse existed approaches, we propose a distributed architecture based on coupled local clock generators. Three prototypes are presented to demonstrate the feasibility of a large globally synchronous SoC with high reliability by using this approach. Moreover, the reconfigurability feature of this architecture provides a platform for exploring topologies with potentially improved performance.
Document type :
Conference papers
Complete list of metadatas

Cited literature [17 references]  Display  Hide  Download

https://hal.sorbonne-universite.fr/hal-01053765
Contributor : Chuan Shan <>
Submitted on : Wednesday, September 3, 2014 - 4:20:56 PM
Last modification on : Thursday, March 21, 2019 - 1:09:17 PM
Long-term archiving on : Thursday, December 4, 2014 - 10:10:15 AM

File

bare_conf_v3.pdf
Files produced by the author(s)

Identifiers

Citation

Chuan Shan, Dimitri Galayko, François Anceau, Eldar Zianbetov. A reconfigurable distributed architecture for clock generation in large many-core SoC. Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC), 2014 9th International Symposium on, May 2014, Montpellier, France. pp.1-8, ⟨10.1109/ReCoSoC.2014.6861349⟩. ⟨hal-01053765⟩

Share

Metrics

Record views

167

Files downloads

234