Distributed clock generator for synchronous SoC using ADPLL network - Archive ouverte HAL Access content directly
Conference Papers Year : 2013

Distributed clock generator for synchronous SoC using ADPLL network

(1) , (1) , (1) , (1, 2) , (1) , (3) , (4) , (3) , (4) , (2, 1) , (2)
1
2
3
4
Chuan Shan
  • Function : Author
  • PersonId : 959011
Jérôme Juillard

Abstract

This paper presents a novel architecture of on-chip clock generation employing a network of oscillators synchronized by the distributed all-digital PLLs (ADPLLs). The implemented prototype has 16 clocking domains operating synchronously in a frequency range of 1.1-2.4 GHz. The synchronization error between the neighboring clock domains is less than 60 ps. The fully digital architecture of the generation offers flexibility and efficient synchronization control suitable for use in synchronous SoCs.
Fichier principal
Vignette du fichier
cicc2013_pll_network.pdf (2.63 Mo) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

hal-01053768 , version 1 (04-08-2014)

Identifiers

Cite

Eldar Zianbetov, Dimitri Galayko, François Anceau, Mohammad Javidan, Chuan Shan, et al.. Distributed clock generator for synchronous SoC using ADPLL network. CICC 2013 - IEEE 2013 Custom Integrated Circuits Conference, Sep 2013, San José, CA, United States. pp.1-4, ⟨10.1109/CICC.2013.6658437⟩. ⟨hal-01053768⟩
577 View
411 Download

Altmetric

Share

Gmail Facebook Twitter LinkedIn More