HAL will be down for maintenance from Friday, June 10 at 4pm through Monday, June 13 at 9am. More information
Skip to Main content Skip to Navigation
Journal articles

Impact of Dual Placement and Routing on WDDL Netlist Security in FPGA

Emna Amouri Habib Mehrez 1 Zied Marrakchi 1
1 CIAN - Circuits Intégrés Numériques et Analogiques
LIP6 - Laboratoire d'Informatique de Paris 6
Abstract : The wave dynamic differential logic (WDDL) has been identified as a promising countermeasure to increase the robustness of cryptographic devices against differential power attacks (DPA). However, to guarantee the effectiveness of WDDL technique, the routing in both the direct and complementary paths must be balanced. This paper tackles the problem of unbalance of dual-rail signals in WDDL design. We describe placement techniques suitable for tree-based and mesh-based FPGAs and quantify the gain they confer. Then, we introduce a timing-balance-driven routing algorithm which is architecture independent. Our placement and routing techniques proved to be very promising. In fact, they achieve a gain of 95%, 93%, and 85% in delay balance in tree-based, simple mesh, and cluster-based mesh architectures, respectively. To reduce further the switch and delay unbalance in Mesh architecture, we propose a differential pair routing algorithm that is specific to cluster-based mesh architecture. It achieves perfectly balanced routed signals in terms of wire length and switch number.
Document type :
Journal articles
Complete list of metadata

Contributor : Lip6 Publications Connect in order to contact the contributor
Submitted on : Tuesday, September 8, 2015 - 5:29:15 PM
Last modification on : Friday, January 8, 2021 - 5:32:07 PM

Links full text



Emna Amouri, Habib Mehrez, Zied Marrakchi. Impact of Dual Placement and Routing on WDDL Netlist Security in FPGA. International Journal of Reconfigurable Computing, Hindawi Publishing Corporation, 2013, 2013 (802436), pp.24. ⟨10.1155/2013/802436⟩. ⟨hal-01195951⟩



Record views