 |
Conference papers
Model-Driven Performance Evaluation and Formal Verification for Multi-level Embedded System Design
Abstract : The design methodology of an embedded system should start with a system-level partitioning dividing functions into hardware and software. However, since this partitioning decision is taken at a high level of abstraction, we propose regularly validating the selected partitioning during software development. The paper introduces a new model-based engineering process with a supporting toolkit, first performing system-level partitioning, and then assessing the partitioning choices thus obtained at different levels of abstraction during software design. This assessment shall in particular validate the assumptions made on system-level (e.g. on cache miss rates) that cannot be precisely determined without low-level hardware model. High-level partitioning simulations/verification rely on custom model-checkers and abstract models of software and hardware, while low-level prototyping simulations rely on automatically generated C-POSIX software code executing on a cycle-precise virtual prototyping platform. An automotive case study on an automatic braking applicationillustrates our complete approach.
Cited literature [25 references]
https://hal.sorbonne-universite.fr/hal-01447148
Contributor : Daniela Genius <>
Submitted on : Thursday, February 23, 2017 - 2:13:31 PM
Last modification on : Friday, January 8, 2021 - 5:32:08 PM
Long-term archiving on: : Wednesday, May 24, 2017 - 1:46:01 PM
Contributor : Daniela Genius <>
Submitted on : Thursday, February 23, 2017 - 2:13:31 PM
Last modification on : Friday, January 8, 2021 - 5:32:08 PM
Long-term archiving on: : Wednesday, May 24, 2017 - 1:46:01 PM
File
ModelsWARD2017_Genius_Li_Apvri...
Files produced by the author(s)
Licence
Distributed under a Creative Commons Attribution 4.0 International License