Skip to Main content Skip to Navigation
Conference papers

Protecting FPGA Bitstreams Using Authenticated Encryption

Abstract : This paper describes low cost solution for bitstream security by adding authentication and encryption to the reconfiguration process using Authenticated Encryption (AE). Compact ASIC architecture for AE is presented: Counter with Cipher Block Chaining-Message Authentication Code (CCM). Proposed architecture utilizes Advanced Encryption Standard (AES) in Counter mode (CTR) for encryption. For authentication, AES in Cipher Block Chaining (CBC) is used. Therefore, one architecture of AES for both encryption and authentication decreases the consumed area. In addition, using AES in 32-bit enhances the compact architecture. Our design was evaluated by using a 90 nm CMOS standard cell library. The proposed architecture of CCM requires 0.045 mm2. In term of speed, CCM works with 407 Mbps. Our proposed architecture can be used efficiently for secure configuration of FPGAs.
Complete list of metadata

Cited literature [13 references]  Display  Hide  Download
Contributor : Roselyne Chotin <>
Submitted on : Monday, June 8, 2015 - 11:32:41 AM
Last modification on : Friday, January 8, 2021 - 5:32:07 PM
Long-term archiving on: : Tuesday, April 25, 2017 - 4:07:12 AM


Files produced by the author(s)



Karim Moussa Ali Abdellatif, Roselyne Chotin-Avot, Habib Mehrez. Protecting FPGA Bitstreams Using Authenticated Encryption. 11th IEEE International Conference of New Circuits and Systems (NEWCAS), Jun 2013, Paris, France. pp.1-4, ⟨10.1109/NEWCAS.2013.6573635⟩. ⟨hal-01017823v2⟩



Record views


Files downloads