Swimming pool like distributed architecture for clock generation in large many-core SoC - Sorbonne Université Accéder directement au contenu
Communication Dans Un Congrès Année : 2014

Swimming pool like distributed architecture for clock generation in large many-core SoC

Résumé

—Synchronization is an issue of significant impor-tance in large-scale, distributed and high-speed systems. Tradi-tional globally synchronous approach is no longer viable due to severe wire delay. Solutions such as "Globally Asynchronous, Lo-cally Synchronous (GALS)" approaches suffer from metastability risk limiting their use in many-core SoC for critical applications, such as aerospace, military or medical equipment. This paper presents a distributed clock generator based on a network of oscillators. A great advantage of this architecture is its high stability and immunity to perturbations. This architecture also makes possible to design large fully synchronous SoC. A 10×10 network supplying clock sources for 100 clock domains has been modeled in VHDL and is under design in silicon. Simulation results show ± 40 ps peak-to-peak phase error between two neighboring clock signals and ± 50 ps between two clocks in distance.

Domaines

Electronique
Fichier principal
Vignette du fichier
iscas.pdf (1.19 Mo) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-01080071 , version 1 (04-11-2014)

Identifiants

Citer

Chuan Shan, François Anceau, Dimitri Galayko, Eldar Zianbetov. Swimming pool like distributed architecture for clock generation in large many-core SoC. {IEEE} International Symposium on Circuits and Systemss, {ISCAS} 2014, Jun 2014, Melbourne, Australia. pp.2768 - 2771, ⟨10.1109/ISCAS.2014.6865747⟩. ⟨hal-01080071⟩
126 Consultations
161 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More