Skip to Main content Skip to Navigation
Conference papers

Use of Redundant Arithmetic on Architecture and Design of a High Performance DCT Macro-bloc Generator

Abstract : no abstract
Document type :
Conference papers
Complete list of metadata

https://hal.sorbonne-universite.fr/hal-01265641
Contributor : Roselyne Chotin <>
Submitted on : Monday, February 1, 2016 - 1:41:56 PM
Last modification on : Friday, January 8, 2021 - 5:32:05 PM

Identifiers

  • HAL Id : hal-01265641, version 1

Citation

Roselyne Chotin, Yannick Dumonteix, Habib Mehrez. Use of Redundant Arithmetic on Architecture and Design of a High Performance DCT Macro-bloc Generator. 15th Design of Circuits and Integrated Systems Conference (DCIS), 2000, Montpellier, France. pp.428-433. ⟨hal-01265641⟩

Share

Metrics

Record views

103