Skip to Main content Skip to Navigation
Conference papers

Decoupling Translation Lookaside Buffer Coherence from Cache Coherence

Abstract : Many multicore and manycore architectures support hardware cache coherence. However, most of them rely on software techniques to maintain Translation Lookaside Buffer (TLB) coherence, namely the TLB shootdown routine, which is a costly procedure, known to be hardly scalable. The TSAR architecture is a manycore architecture including hardware TLB coherence, but in which the TLB coherence mechanism is tightly coupled to the cache coherence protocol, resulting in useless TLB invalidations. We propose to improve this existing TLB coherence scheme by adding a hardware module which allows separating data from metadata for cache lines containing address translation. This allows to eliminate the need to invalidate TLB entries when a line containing a translation is evicted from the L1 cache. Our solution does not modify the cache coherence protocol, does not increase the critical path in the L1 cache, and even results in little memory savings. Performance results show that our solution allows to eliminate from 90% to 95% of TLB scans operations, and from 50% to 80% of TLB flushes. This in turn results in an overall performance improvement of 5% to 20% of execution times on a 16-core architecture.
Complete list of metadata

Cited literature [13 references]  Display  Hide  Download
Contributor : Quentin Meunier Connect in order to contact the contributor
Submitted on : Tuesday, September 12, 2017 - 10:23:48 AM
Last modification on : Friday, January 8, 2021 - 5:32:08 PM
Long-term archiving on: : Wednesday, December 13, 2017 - 5:38:49 PM


Files produced by the author(s)



Hao Liu, Quentin L. Meunier, Alain Greiner. Decoupling Translation Lookaside Buffer Coherence from Cache Coherence. IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2017), Jul 2017, Bochum, Germany. pp.92 - 97, ⟨10.1109/ISVLSI.2017.25⟩. ⟨hal-01585880⟩



Record views


Files downloads