Design and Modeling of ADPLL with sliding-window for wide range frequency tracking

Chuan Shan 1 Dimitri Galayko 1 François Anceau 1
1 CIAN - Circuits Intégrés Numériques et Analogiques
LIP6 - Laboratoire d'Informatique de Paris 6
Abstract : An architecture of All-Digital Phase-Locked Loop (ADPLL) with sliding window for wide range frequency tracking is proposed to reduce energy consumption and to accelerate convergence. A synthesizable VHDL model is created for this circuit. Simulation and syntheses results demonstrate high performance of the new architecture.
Document type :
Conference papers
Complete list of metadatas

Cited literature [8 references]  Display  Hide  Download
https://hal.sorbonne-universite.fr/hal-01053756
Contributor : Chuan Shan <>
Submitted on : Monday, August 4, 2014 - 2:42:11 PM
Last modification on : Thursday, March 21, 2019 - 1:09:05 PM
Long-term archiving on : Tuesday, November 25, 2014 - 11:21:10 PM

File

NEWCAS2012-5.pdf
Files produced by the author(s)

Identifiers

Collections

UPMC | LIP6 | LIP6-CIAN | SORBONNE-UNIVERSITE | SU-SCIENCES

Citation

Chuan Shan, Dimitri Galayko, François Anceau. Design and Modeling of ADPLL with sliding-window for wide range frequency tracking. New Circuits and Systems Conference (NEWCAS), 2012 IEEE 10th International, Jun 2012, Montreal, Canada. pp.269 - 272, ⟨10.1109/NEWCAS.2012.6329008⟩. ⟨hal-01053756⟩

Export

BibTeX TEI DC DCterms EndNote

Share

Metrics

Record views

490

Files downloads

376

Contact

support.ccsd.cnrs.fr
hal.support@ccsd.cnrs.fr
Logo CCSD