Improved Method for Parallel AES-GCM Cores Using FPGAs - Sorbonne Université Accéder directement au contenu
Communication Dans Un Congrès Année : 2013

Improved Method for Parallel AES-GCM Cores Using FPGAs

Résumé

This paper proposes an efficient method for implementing parallel AES-GCM cores using FPGAs. The proposed method improves the performance of the parallel architecture (Throughput/Slice). Presented architectures can be used for applications which require encryption and authentication with slow changing keys like Virtual Private Networks (VPNs). Our architectures were evaluated using Virtex5 FPGAs. It is shown that the performance of the presented parallel AES-GCM architecture outperforms the previously reported ones.
Fichier principal
Vignette du fichier
reconfig_2013.pdf (173.56 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-01160904 , version 1 (08-06-2015)

Identifiants

Citer

Karim Moussa Ali Abdellatif, Roselyne Chotin-Avot, Habib Mehrez. Improved Method for Parallel AES-GCM Cores Using FPGAs. ReConFig 2013 - International Conference on Reconfigurable Computing and FPGAs, Dec 2013, Cancun, Mexico. pp.1-4, ⟨10.1109/ReConFig.2013.6732299⟩. ⟨hal-01160904⟩
176 Consultations
1532 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More