Exploiting Pipeline ADC Properties for a Reduced-Code Linearity Test Technique - Sorbonne Université Access content directly
Journal Articles IEEE Transactions on Circuits and Systems I: Regular Papers Year : 2015

Exploiting Pipeline ADC Properties for a Reduced-Code Linearity Test Technique

Abstract

Testing the static performances of high-resolution analog-to-digital converters (ADCs) consumes long test times that are disproportionately high with respect to the test time devoted to other types of circuits embedded in a modern system-on-chip (SoC). In this paper, we review the state-of-the-art of reduced-code linearity test methods for pipeline ADCs and we propose a new approach that increases the efficiency and accuracy of the method. We show that by exploiting some inherent properties in the architecture of pipeline ADCs we can achieve significant static test time reduction while maintaining the accuracy of the standard histogram test. The proposed method is demonstrated on a 55 nm 11-bit 2.5-bits/stage pipeline ADC.
Fichier principal
Vignette du fichier
TCAS-I15.pdf (4.19 Mo) Télécharger le fichier
Origin Files produced by the author(s)

Dates and versions

hal-01224434 , version 1 (01-09-2022)

Identifiers

Cite

Asma Laraba, Haralampos-G. Stratigopoulos, Salvador Mir, Hervé Naudet. Exploiting Pipeline ADC Properties for a Reduced-Code Linearity Test Technique. IEEE Transactions on Circuits and Systems I: Regular Papers, 2015, 62 (10), pp.2391-2400. ⟨10.1109/TCSI.2015.2469014⟩. ⟨hal-01224434⟩
291 View
59 Download

Altmetric

Share

Gmail Mastodon Facebook X LinkedIn More